Field Engineering

Maintenance Diagrams

Computing System
Features

# PREFACE

This manual contains maintenance diagrams for the following features of the IBM 1130 Computing System:

Synchronous Communications Adapter IBM 2501 Card Reader Adapter IBM 1231 Optical Mark Page Reader Adapter

Use the system diagrams at the engineering level of the equipment being serviced when there is a difference between the system diagrams and the maintenance diagrams in this manual.

# Fourth Edition (May 1970)

This manual is a complete revision of SY26-4003-2 and obsoletes the previous edition.

Specifications contained herein are subject to change from time to time. Any such change will be reported in subsequent revisions or Field Engineering Supplements.

Copies of this and other IBM publications can be obtained through IBM Branch Offices

A form for readers' comments is provided at the back of this publication. If the form has been removed, send your comments to IBM Corporation, General Systems Division, Product and Programming Publications, Boca Raton, Florida, 33432.


© Copyright International Business Machines Corporation 1967, 1970

LEGEND iv	Diagram 65-50. Synchronize, Start Write, and Write
SYNCHRONOUS COMMUNICATIONS ADAPTER	2501 CARD READER ADAPTER
Data Flow	Data Flow
Diagram 63-10. SCA Data Flow and Controls	Diagram FR401. 2501 Card Reader Data Flow
Functional Units	and Control
Diagram 64-10. DSW and Diagnostic Read	Functional Units None
Words 1 and 2	Operations
Diagram 64-20. Clock Controls, CE Mode and	Diagram FR411. 2501 Start Read or Program Load
Switches, and Diagnostic Mode4	(Part 1 of 2)
Diagram 64-30. Clocks, Phase Counter, and	Diagram FR412. 2501 Start Read or Program Load
Advance/Retard5	(Part 2 of 2)
Diagram 64-40. Synchronize and Start Write 6	Diagram FR413. 2501 Run InNPRO
Diagram 64-50. Read and Write7	Diagram FR501. 2501 StartRun19
Diagram 64-60. Start Read and Checks9	Diagram FR511. 2501 Read (Part 1 of 2)
Operations	Diagram FR512. 2501 Read (Part 2 of 2)
Diagram 65-10. Synchronize, Start Write,	, ,
and Write (Objectives and Operation)	1231 OPTICAL MARK PAGE READER ADAPTER
Diagram 65-20. Start Read and Read (Objectives	Data Flow
and Operation)	Diagram 83-10. 1231 Data Flow and Control
Diagram 65-30. Start Read (Part 1) and	Functional Units
End Operation	Diagram 84-10. 1231 OMPR Read
Diagram 65-40. Start Read (Part 2) and Read	Operations None

# LEGEND

In positive logic representation, signal levels are disregarded. The negator (N black symbol) is used to invert logic, not level. Possive elements (such as drivers and pulse shopers) generally are not shown, since they cantribute nathing to the logic.


Schmitt





Differential


LT = Line Terminotor MD = Magnet Driver HD = Head Driver


Single-Ended

















ယ


Ε














Ε

## 'Synchranize' Objectives - STR

- 1. Transmit cantents of idle-sync register repeatedly.
- 2. Black write responses far 1.25 sec.
- 3. When write responses are allawed, cantinue transmitting characters fram CPU care starage under pragram cantral.

## 'Synchranize' Operation - STR (64-40)

- 1. Turn an 'synchronize trigger' FF (C3) and 'transmit' FL (D3) and reset aff the 'buffer laad' FL (64-60, D7).
- 2. Start 1.25 sec timer (B4) and fire transmit made start SS (A4).
- 3. Start clacks, if not already started (64-20, A4).
- 4. Activate 'request to send' line (D5) if nat already active. In full duplex (4-wire), this accurs when the SCA first becomes busy and is nat in diagnastic mode.
- 5. After about 200 ms, data set activates 'clear to send', if nat already active. 'Clear ta send' remains active as lang as 'request ta send' remains active.
- 6. With TSR empty, at 'Xmit 9', turn an 'character camplete' (D6).
- 7. At 'gated 11', attempt to set 'write response' but cannot (C8).
  - 8. With buffer empty, at 'gated 11', transfer sync register to TSR (64-50, E6).
- 9. Repeat steps 6, 7, and 8 until 1.25 sec timer times aut.
- 10. Turn on 'transmit timer' latch (C5). Allaw write responses until
- 11. At the end of the 'gated 11' which sets write response the first time, turn an 'character phase' FF (64-60, C6).
- 12. With the next 'start read write end ap', turn aff 'synchronize trigger' FF. This turns aff the 'Xmit timer latch'.

# 'Start Write' Objectives - STR

- 1. Transmit cantents af idle-sync register ance.
- 2. Start transmitting characters from CPU core storage under program cantral.

## 'Start Write' Operation - STR (64-40)

- 1. Turn an 'transmit' FL (D3), activating transmit mode. Reset 'buffer laad' FL off (64-60, D7).
- 2. Fire transmit made start SS (A4), activating 'all turn around'.
- 3. Reset cantrals far other operation, such as 'receive' ar 'end ap' (64-60, B2, C2). Turn aff 'char phase' FL, but nat 'CP Mem' FF (64-60, C6).
- 4. In half duplex (2-wire) system, activate 'request ta send' (D5). In full duplex (4-wire) system, 'request to send' is always active.
- 5. Approximately 200 ms after 'request to send' is activated, data set activates 'clear to send', which remains active as lang as 'request to send', is active.
- 6. With TSR empty, at 'Xmit 9', turn an 'character camplete' (D6).
- 7. At 'gated 11', set write response (C9), which causes interrupt level 1 (64-10, B3). (Character gap check is inhibited because 'character phase' is off.)
- 8. With buffer empty, at 'gated 11', transfer sync reg to TSR (64-50, E6). At end af first 'gated 11', turn on 'character phase' (64-60, C6).
- 9. While the ane idle-sync character is being transmitted, program must load buffer register with next character from CPU care starage, ta prevent 'character gap'.
- 10. At each 'character camplete' set 'write response' and interrupt. Check far 'character gap' (64-60, E7).
- 11. While each character is being transmitted, pragram must load buffer register with next character.
- 12. Shauld 'character gap' accur, land TSR fram the idle-sync register.
- 13. When the program recognizes that the last character has been transferred to the buffer register, a 'start read' instruction is usually given.
- 14. With 'receive' FL an, block 'Xfer sync reg ta Xmit ser' until 'RCV mode' becomes active (64-60, B4). (In 4-wire STR, these transfers are necessary during receive mode.)
- 15. 'Character gap' check is set at 'set write respanse' time when the last bit af the last character is in the line position of the TSR, 'TSR empty' (64-50, C9).
- 16. 'Xmit shift tr' becaming active again turns aff the 'transmit' FL (D3) and activates 'receive made' (64-60, B4).

## 'Synchronize' Objectives - BSC

- 1. Transmit contents of idle-sync register at least twice.
- 2. Black ane write response.
- 3. When write responses are allawed, continue transmitting characters fram CPU care starage under program cantrol.
- 4. If still transmitting after 1.25 sec, cause timeaut interrupt.

# 'Synchranize' Operation - BSC (64-40)

- 1-8. Same as 'Synchronize' Operation STR.
- 9. At end of first 'gated 11', turn on 'sync counter' FF (A7). This 'gated 11' cannot 'set write response' because 'sync counter' is off.
- 10. At each fallowing 'gated 11' set 'write response' (C9).
- 11. At the end of the 'gated 11' which sets write response the first time, turn on 'character phase' FF (64-60, C6).
- 12. Cantinue transmitting as in steps 10-16 af 'start write' aperation -STR.
- 13. With next 'start read write end ap', turn off 'synchranize trigger'
- 14. If the next instruction does not accur before 1.25 sec have elapsed, turn an 'Xmit timer latch' and set 'timegut' FF (B7) when the next 'set write response' occurs, causing an interrupt.
- 15. The pragram can use the interrupt to insert 'sync' characters in the transmitted data.
- 16. The program con cause a timeaut interrupt after 0.35 sec by an instruction which turns on the program timer (B4).

## 'Start Write' Objectives - BSC

- 1. Transmit cantents af idle-sync register twice.
- 2. Start transmitting characters fram CPU care storage under program

# 'Start Write' Operation - BSC (64-40)

- 1-6. Same as 'Start Write' Operation STR.
- 7. At first 'gated 11', prevent setting 'write respanse' (C9). With buffer empty, transfer idle-sync register ta TSR (64-50, D7).
- 8. At end af first 'gated 11', turn on 'sync caunter' FF (A7).
- 9. At secand 'gated 11', set 'write respanse', which causes interrupt level 1 (64-10, B3).
- 10. At second 'gated 11' again transfer idle-sync reg to TSR. At end of this 'gated 11', turn an 'character phase' FF (64-60, C6).
- 11. While secand idle-sync character is being transmitted, pragram must laad buffer with next character from CPU core starage.
- 12. Cantinue as in steps 10-16 af 'Stort Write' Operation STR. Hawever, in step 14, the 'Xfer sync reg ta Xmit ser' line is nat reactivated in receive mode (64-50, E6).

## 'Write' Objectives - STR ar BSC

- 1. Check far overrun.
- 2. Load buffer register with next character fram CPU care starage.

#### 'Write' Operation - STR or BSC (64-50)

- 1. At T4 of CPU E-3 cycle, if 'buffer load' FL is off (64-60, E7), reset buffer register (D5). ('Buffer laad' aff indicates previous character has read aut, and 'buffer empty' is active.
- 2. At T6, if 'buffer load' FL is an, turn an 'check' FF (Overrun).
- 3. At T6, if 'buffer load' FL is aff, gate 'fransfer B register ta buffer' (D5).
- 4. At end af T6, if 'buffer load' FL is aff, activate 'buffer set' SPD (D4) and turn an 'buffer laad' FL (64-60, E6).

#### 'Write-Modifier 13' Objective - STR ar BSC

Load idle-sync register with a character fram CPU care starage.

## 'Write-Modifier 13' Operation - STR or BSC (64-50)

- 1. At T4 af CPU E-3 cycle, with 'U bit 13' active, reset idle-sync register (C4).
- 2. At T6, with 'U bit 13' active, set idle-sync register from B register autouts (C4).

- 1. Recagnize one idle-sync character and establish 'character phase'.
- Starting with first nan-idle character, receive fallowing characters and set them in buffer register. Idle-sync characters received during 'character phase' are handled as data characters in SCA.

#### 'Start Read' Operation - STR (64-60)

- Turn an 'receive' FL (B3). If 'transmit' FL is aff, activate 'receive mode' immediately. If 'transmit' is an, wait to activate 'receive mode' when 'transmit' turns aff.
- 2. Fire receive made start SS (64-40, A4). Activate 'all turn around'.
- Reset contrals for other aperations. Turn off 'character phase' FL, but nat 'CP memory' FF, if they are on (C6 and A6).
- Start receiving and shifting bits through RDR, comparing RDR with idle-sync register (64-50, B3, B7).
- If 'CP memory' FF is off (nat previously in 'character phase', or else a timeaut occurred during the last 'receive mode'):
  - A. With equal idle-sync campare, turn on 'idle character' FL at RCV 27 (B6).
  - B. With 'idle character' an activate 'set pseudo tag' (A7).
  - C. Turn an 'character phase' and 'CP niemory' (C6 and A6).
- If 'CP memory' FF is on (previously in 'character phase' and na timeout occurred during the last 'receive mode'):
  - A. With equal idle-sync compare, turn on 'idle character' FL at RCV 27 (B6).
  - B. Framing was previously completed (tags shifting through RDR).
  - C. With equal idle-sync compare and 'idle character' on, turn on 'character phase' and 'CP memory' at 'tag' time (A7 and C7).
- On receipt af the first nan-idle character, at 'tag' time turn aff 'idle character' at RCV 25 (B5).
- 8. Activate 'data phase' at RCV tag time (B7).
- 9. With 'buffer load' aff and RCV 25, reset buffer register (64-50, E3).
- At RCV 27, if 'buffer laad' is an, set overrun (D8). If 'buffer laad' aff, transfer RDR to buffer register (64-50,E4).
- At end af RCV 27, turn on 'buffer laad' FL (D8) and 'read respanse'
   FF (BB), activating 'level 1 interrupt request'.
- Cantinue receiving until 'transmit' ar 'end ap' instruction turns aff 'receive' FL (83).
- "End ap" fires the 1,0 ms delay SS ta maintain "busy" for the duration of the SS (64–40, E4).

## 'Start Read' Objectives - BSC

- Recagnize two successive idle-sync characters to establish 'character phase'.
- Starting with first nan-idle character, receive fallowing characters and set them in buffer register.

## 'Start Read' Operation - BSC (64-60)

- Turn an 'receive' FL (B3). If 'transmit' FL is aff, activate 'receive made' immediately. If 'transmit' is an, wait to activate 'receive made' when 'transmit' turns off.
- Fire receive mode start SS (64-40, A4). Activate 'all turn around' and 'reset clock 16 and RCV circuits' (C5) stopping clocks.
- Reset cantrols far ather operations. Turn aff 'CP memory' FF and 'character phase' FL (A6 and C6).
- 4. On first mark to space transition, turn on 'clack gate' FL (64-20, B4) restart clocks. Use first transition circuits to ensure no false start from naise. (64-30, D4).
- Start receiving and shifting bits through RDR, comparing RDR with idle-sync register. When idle-sync compare is equal turn on 'idle character' FL at RCV 27 (B6).
- 6. Activate 'set pseuda tag' (A7). Framing is camplete.
- If idle-sync campare is equal at the <u>next</u> RCV tag, turn an 'character phase' and 'CP memory' at RCV 25 (C6 and A6).
- B. If idle-sync compare is not equal at the <u>next</u> RCV tag turn aff 'idle character' FL at RCV 25 (B5). Da nat turn an 'character phase' and 'CP memory'.
- Continue camparison until idle-sync compare is equal when 'idle character' FL is an. Then turn on 'character phase' and 'CP memary' at RCV 25.
- 10. Cantinue receive aperation as in steps 7-13 of STR.

## 'Read' Objectives - STR ar BSC

- 1. Check for character gap.
- Transfer a received character from the buffer register to CPU care starage.

8

9

# 'Read' Operation - STR or BSC (64-60)

- 1. During CPU E-3 cycle, transfer buffer to B register (64-50, E5).
- At T6, if the 'buffer load' FL is aff during 'character phase', activate 'character gap' and turn an 'check' FF (E7).
- 3. At the end of T6, turn off 'buffer laad' FL (E6).

XIO Cantral End Op (Bit 13) XIO Start Read Α FC321 FC311 FC321 Tum off sync trigger FF. Tum on end ap FF. Tum on receive FL. FC351 FC321 FC321 FC311 В Turn aff end ap FF. Inhibit write respanse FF. Tum aff sync trigger FF. Turn aff receive FL. Yes Yes Na Transmit FL on? Transmit FL on? С Wait far char-racter gap. FC741 Wait for ×mit shift (XM0). D Turn aff transmit FL, End Op Receive ar end ap Ε Receive 4 Wire 2 Wire FC361 FC361 FC111 Request ta send remains active. Drop request ta send. Turn aff clack gate. F FC361 Drop request ta send. Dota set draps clear ta send. Stap clacks and reset to 0. BSC STR/BSC STR Continue send-ing mark char-acters an ane pair af wires. Cantinue sending idle characters an ane pair af wires. Data set drops clear ta send. (End aperation.) G  $\blacktriangleright$ FC311 Enter receive mode. Н 65-40, A4

4


5

6

Diagram 65-30. Start Read (Part 1) and End Operation

2

3







Diagram 65-50. Synchronize, Start Write, and Write






Diagram FR411. 2501 Start Read or Program Load (Part 1 of 2)




Diagram FR412. 2501 Start Read or Program Load (Part 2 of 2)







Diagram FR413. 2501 Run In - NPRO







J

2 🔻 3 🔻 4

DELAY LINE DATA BUFFER REGISTER AREA 8 FEED BUFFER / OR MAS BUFFER FULL \_ I/O BITS 0-9, 14, 15 Α FD361 X10 CDNTRDL \_\_\_ FD301 FD371 PAGE U REG 13 FD361 X10 READ FD361 READER READ CALL FD371 1231 FUNCTION FD311 CONTROLS FD 301 OPTICAL MARK PAGE READER 1231 INTERRUPT U REG 8 BUSY FD311 SELECT DOCUMENT PROGRAMMED REQ LVL U REG 14 I/D DISCOMMECT CONTROL FD321 SENSE & B REG RST AUTO SELECT RST RESET BUSY OMPR READY READ ERRDR TMG MK ERR FD301 FD321 AUTO SELECT HOPPER EMPTY

5


6

7

С	B5		15	OMPR IS NOT READY
	-		$\vdash$	
	C4		14	OMPR READ OP
	D6		13	READ BUSY
<b>&gt;</b>		DSW		
		AND ILSW		
	В7	BITS FOR	10	CHECK STOP INT. REQ.
	В9	1231	9	OMPR HOPPER IS EMPTY
D	A9	FD301	8	OMPR TIMING MARK CHECK BUSY
	В9	FD311	7	I/D SELECTED DDCUMENT (Auto Select)
	В9	FD321	6	OMPR FEED BUSY
	A9		5	OMPR OK TO SELECT DOCUMENT (Enable Select)
•	c6		4	OMPR DPERATION COMPLETE (End Op)
	E6		3	MASTER MARK
	C2		2	OMPR READ ERROR
E	C2		1	TIMING MARK CHECK
C	D6		0	OMPR READ RESPONSE
	В9			1231 ILSW BIT 5

Note: References in left column are co-ordinates for Diagram 84-10.

23



# READER'S COMMENT FORM

1130 Features FEMDM			SY26-4003-3			
• How did you use this publication?						
As a reference source						
As a classroom text						
As						
Based on your own experience, ranks a reference source:	ete this public  Very Good	Good	 Fair	Poor	Very Poor	
As a text:	Very Good	Good	Fair	Poor	Very Poor	
• What is your occupation?						

• We would appreciate your other comments; please give specific page and line references where appropriate. If you wish a reply, be sure to include your name and address.

# READER'S COMMENT FORM

SY26-4003-3

1130 Features FEMDM			SY26-4003-		
• How did you use this publication	1?				
As a reference source As a classroom text As					
• Based on your own experience,	rate this public	cation			
As a reference source:	Very Good	Good	Fair	Poor	Very Poor
As a text:	Very Good	Good	Fair	Poor	Very Poor
• What is your occupation?					
• We would appreciate your other					

• Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

<sup>•</sup> Thank you for your cooperation. No postage necessary if mailed in the U.S.A.

Note: Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Fold

Fold

FIRST CLASS PERMIT NO. 110 BOCA RATON, FLA 33432

Fold

# BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation
General Systems Division
Boca Raton, Florida 33432

Attention: Product and Programming Publications, Department 707

Fold



International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N. Y. 10601 SY26-4003-3

# YOUR COMMENTS, PLEASE...

Your answers to the questions on the back of this form, together with your comments, will help us produce better publications for your use. Each reply will be carefully reviewed by the persons responsible for writing and publishing this material. All comments and suggestions become the property of IBM.

Note: Please direct any requests for copies of publications, or for assistance in using your IBM system, to your IBM representative or to the IBM branch office serving your locality.

Fold

Fold

FIRST CLASS PERMIT NO. 110 BOCA RATON, FLA 33432

# BUSINESS REPLY MAIL NO POSTAGE STAMP NECESSARY IF MAILED IN THE UNITED STATES

POSTAGE WILL BE PAID BY . . .

IBM Corporation
General Systems Division
Boca Raton, Florida 33432

Attention: Product and Programming Publications, Department 707

Fold

Fold



International Business Machines Corporation Field Engineering Division 112 East Post Road, White Plains, N. Y. 10601 SY26-4003-3